STR83145 STR84145.PDF

(104 KB) Pobierz
S8x145
STR83145 and STR84145
LATCHED, UNIVERSAL INPUT-VOLTAGE SWITCHES
STR83145 AND
STR84145
LATCHED, UNIVERSAL
INPUT-VOLTAGE SWITCHES
Intended for power supplies with universal inputs (85 V to 265 V
rms), the STR83145 and STR84145 latched, universal input-voltage
switches incorporate timing, control, and drive circuitry with a high-
current triac (bidirectional triode thyristor) switch. Each device senses
the applied ac line potential and automatically switches the rectifier and
associated capacitors between a voltage-doubler configuration (for line
voltages to 141 V) and a full-bridge configuration (for line voltages
greater than 149 V). This eliminates the possibility of user error with
adjustable jumpers or switches. Also, the related switch-mode power
stage need operate only over a reduced range of dc input voltages
when compared with "wide input" power supplies using a bridge rectifier
only. The reduction in dc input voltage range permits the use of lower-
voltage capacitors and leads to a reduction in power stage stresses and
power dissipation. The STR83145 and STR84145 differ only in their
maximum ac current rating (10 A and 12 A, respectively).
The internal sensitive-gate triac is switched by a temperature-
compensated constant-current gate driver driven by a 15 kHz pulse
train to reduce power dissipation. The switch-over voltage is accurately
set during manufacture for consistent operation. An user-adjustable
delay is provided to ensure start-up in the full-bridge mode. Once
established (by an input voltage greater than 149 V rms), an integral
latch holds the full-bridge mode to preclude false application of the
doubler mode during brownouts, voltage droops, or missing cycles.
Dwg. PK-005
The requirements of low transient thermal impedance and steady-
state thermal resistance are satisfied in a molded, 5-lead single in-line
power package. Similar input-voltage switches, with a switch point of
159 V rms, are also available.
ABSOLUTE MAXIMUM RATINGS
Repetitive Peak OFF-State Voltage,
V DRM ............................................. 500 V
Static ON-State Current, I T(RMS)
STR83145 ...................................... 10 A
STR84145 ...................................... 12 A
Non-Repetitive Surge ON-State Current, I TSM
STR83145 .................................... 100 A
STR84145 .................................... 120 A
Package Power Dissipation,
P D ........................................ See Graph
Triac Junction Temperature, T J ..... +125
FEATURES
n
Low Duty Cycle Triac Drive for Minimum Dissipation
n
For Universal Input Operation Between 85 V rms and 265 V rms
to 10 A or 12 A
n
Internal Latch Prevents False Mode Switching
n
Internal Sensitive-Gate Power Triac
n
Adjustable Start-Up Delay
n
Accurate 145 V rms Switch-Point Voltage
n
Low External Parts Count
n
Low Power Dissipation
°
C
n
Low-Power External Parts
Frame Temperature, T M ................ +100
°
C
Always order by complete part number:
Part Number Max. On-State Current
STR83145
Operating Temperature Range,
T A ............................... -20
°
C to +125
°
C
10 A rms
Storage Temperature Range,
T stg
............................. -40
°
C to +125
°
C
STR84145
12 A rms
A
TM
MicroSystems, Inc.
INTERIM DATA SHEET
(Subject to change without notice)
August 16, 1994
TM
311053874.047.png 311053874.057.png 311053874.068.png
 
311053874.001.png
 
311053874.015.png
 
311053874.016.png 311053874.017.png 311053874.018.png
 
311053874.019.png
 
311053874.020.png
 
311053874.021.png
 
311053874.022.png 311053874.023.png 311053874.024.png 311053874.025.png
 
311053874.026.png
 
311053874.027.png
 
311053874.028.png 311053874.029.png 311053874.030.png
 
311053874.031.png
 
311053874.032.png
 
311053874.033.png 311053874.034.png 311053874.035.png 311053874.036.png 311053874.037.png 311053874.038.png 311053874.039.png 311053874.040.png 311053874.041.png
 
311053874.042.png
 
311053874.043.png
 
311053874.044.png
 
311053874.045.png
 
311053874.046.png 311053874.048.png 311053874.049.png 311053874.050.png 311053874.051.png 311053874.052.png
STR83145 and STR84145
LATCHED, UNIVERSAL INPUT-VOLTAGE SWITCHES
FUNCTIONAL BLOCK DIAGRAM
GATE
4
MT1
2
3
MT2
REG.
+
LATCH
DELAY
1
7 V
OSC.
5
COMMON
Dwg. FK-004
ALLOWABLE PACKAGE POWER DISSIPATION
30
27 W
25
INFINITE HEAT SINK
(NO MICA SHEET)
20
150 mm x 150 mm x 2 mm
(WITH MICA SHEET)
100 mm x 100 mm x 2 mm
(WITH MICA SHEET)
75 mm x 75 mm x 2 mm
(WITH MICA SHEET)
15
10
5
P IS LIMITED BY T
D
J
FREE AIR
2 W
0
P IS LIMITED BY T
D
M
0
20
40
60
80
100
120
TEMPERATURE in ° C
Dwg. GK-010
A
TM
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
Copyright © 1994 Allegro MicroSystems, Inc.
MicroSystems, Inc.
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
TM
311053874.053.png 311053874.054.png 311053874.055.png
 
311053874.056.png 311053874.058.png 311053874.059.png 311053874.060.png 311053874.061.png 311053874.062.png 311053874.063.png 311053874.064.png 311053874.065.png 311053874.066.png 311053874.067.png 311053874.069.png 311053874.070.png 311053874.071.png 311053874.072.png 311053874.073.png 311053874.074.png 311053874.075.png
STR83145 and STR84145
LATCHED, UNIVERSAL INPUT-VOLTAGE SWITCHES
SIMPLIFIED OPERATION
240–373 V peak
246–373 V peak
+
+
+
+
Voltage-Doubler Mode
Full-Bridge Mode
Dwg. EK-006
ELECTRICAL CHARACTERISTICS at T A = +25
°
C, voltage measurements are referenced to Common (pin 3)
(unless otherwise noted).
Limits
Characteristic
Symbol
Test Conditions
Min. Typ. Max. Units
On-State Voltage
V TM
STR83145, I T = 10 A*
1.8
V
STR84145, I T = 12 A*
1.6
V
Off-State Current
I DRM
STR83145, V D = 500 V
100
A
STR84145, V D = 500 V
40
A
Starting Voltage
V S
V T = 2 V
100
V
Startup Time Delay
t D
C 2 = 1
m
F, V MT1
³
100 V dc
40
100
ms
DC Switch-Over Voltage
V C
V DELAY
£
1 V
200 205 210
V
Temperature Coefficient
of Switch-Over Voltage
a VC
-20
°
C
£
T M
£
+100
°
C
±
45
mV/
°
C
Input Current
I MT1
Voltage-doubler mode, V MT1 = 195 V
10
mA
Full-bridge mode, V MT1 = 400 V
6.5
mA
Delay Terminal Voltage
V DELAY
7.0
V
Triac Gate-Drive Osc. Freq.
f o
V gate ref. MT1, V MT1 = 100 V
15
kHz
Latch Reset Voltage
V R
V GATE = 400 mV
2.0
15
V
Thermal Resistance
R
q
JM
FET channel to mounting surface
1.8
°
C/W
NOTES: Negative current is defined as coming out of (sourcing) the specified device terminal.
Typical Data is for design information only.
*In practical use, I T is recommended derated to 70%.
m
m
311053874.076.png 311053874.077.png 311053874.078.png
STR83145 and STR84145
LATCHED, UNIVERSAL INPUT-VOLTAGE SWITCHES
TYPICAL CHARACTERISTICS
12
FULL SINE WAVE
CONDUCTION ANGLE
q
1 +
q
2
»
360
°
10
210
q
2
8
q
1
205
6
4
200
2
0
-20
0
20
40
60
80
100
0
2
6
STATIC ON-STATE CURRENT in AMPERES
4
8
10
FRAME TEMPERATURE in
C
Dwg. GK-012
Dwg. GK-013
40
40
30
30
dc
20
20
F O
10
10
V MT1 = 100 V
0
0
-25
0
+25
+50
+75
+100
+125
AMBIENT TEMPERATURE in
C
Dwg. GK-008
APPLICATIONS INFORMATION
WARNING These devices are designed to be operated at lethal voltages and energy levels. Circuit
designs that embody these components must conform with applicable safety requirements. Precau-
tions must be taken to prevent accidental contact with power-line potentials. Do not connect
grounded test equipment.
The use of an isolation transformer is recommended during circuit development and breadboarding.
A
TM
MicroSystems, Inc.
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
°
°
TM
311053874.079.png 311053874.080.png 311053874.081.png
 
311053874.082.png 311053874.083.png 311053874.084.png 311053874.085.png
STR83145 and STR84145
LATCHED, UNIVERSAL INPUT-VOLTAGE SWITCHES
TYPICAL APPLICATION
-t °
RBV SERIES
240–373 V peak
R1
+
C3
C4
RM11C
4
+
2
3
C1
+
+
1
C2
+
5
Dwg. EK-007
External component values have been selected for
optimum device performance and reliability. Except for
C 2 , component values other than the following may
result in false operation of these devices.
C 1 = 4.7
3000
1000
F, 400 V
F, 50 V
C 3 = 0.047
m
m
F, 50 V
C 4 = 0.047
m
F, 250 V
300
W
Turn-ON delay (forced full-bridge mode) may be
adjusted for desired system performance:
t D
T = 25
C
100
68 x C 2
where t D is the delay time in ms
C 2 is capacitance in
»
m
F
30
0.3
1.0
3.0
10
30
C2 CAPACITANCE in
m
F
Dwg. GK-011
m
C 2 = 1
R 1 = 4.7
°
M
311053874.086.png 311053874.087.png 311053874.002.png 311053874.003.png 311053874.004.png 311053874.005.png 311053874.006.png 311053874.007.png 311053874.008.png 311053874.009.png 311053874.010.png 311053874.011.png 311053874.012.png 311053874.013.png 311053874.014.png
Zgłoś jeśli naruszono regulamin