CT8-1213-B2A-1.pdf

(1040 KB) Pobierz
345231798 UNPDF
1
2
3
4
5
6
7
8
PCB STACK UP
CT8 BLOCK DIAGRAM
LAYER 1 : TOP
CLAW HAMMER / RS480 / SB400
LAYER 2 : GND
CPU THERMAL
SENSOR
DDR
266,333,400MHz
LAYER 3 : IN1
DDR-SODIMM1
GMT-781
CPU CLAW HAMMER
A
LAYER 4 : IN2
14.318MHz
SYSTEM POWER MAX1845
(1.2V/NB_CORE/1.25V)
A
LAYER 5 : VCC
DDR-SODIMM2
754 Pins (uPGA)
CPUCLK,
CPUCLK#
LAYER 6 : BOT
CLOCK GEN
SBLINKCLK, SBLINKCLK#
CY28RS480/ ICS951412
CPU CORE MAX1544
POWER 1.2V
HyperThansport I/O BUS
NBSRCCLK, NBSRCCLK#
CABLE DOCK
Link 16x16
HTREFCLK
SYSTEM MAX1999
POWER(3/5V)
R.G,B
OSC14M
CRT port
AV BOARD
NORTH BRIDGE
SYSTEM POWER MAX1845
(2.5VSUS/1.8VSUS)
LVDS X1
RS480M
LCD Panel
705 BGA
B
S-VIDEO
TV-OUT
INTEGRADED VGA FUNCTION
Based on Redeon 9600
B
Daughter Board
BATT CHARGER
MAX1722
TV, USB, BLUE TOOTH
A-LINK
Power Board
32.768KHz
2 PCI-E
DISCHARGE
NBSRCCLK, NBSRCCLK#
USB PORT 0, 1, 2
USB 2.0
33MHZ, 3.3V PCI
PCLK_7411
1st IDE - HDD
ATA 66/100/133
SB400
PCLK_MINI
PCLK_LAN
24.576MHz
48MHz
2nd IDE - CDROM
564 BGA
AC97
ATA 66/100/133
AC97
LAN
MINI-PCI
CARDBUS / IEEE 1394
CONTROLLER/CF
PWRCLKP
PWRCLKN
CX20468-31
MBAMC20493-010
Realtek
DIB_DATAN
C
C
DIB_DATAP
8100CL
TI 7411
PCI DEVICES IRQ ROUTING
32.768KHz
PCLK_591
3.3V LPC, 33MHz
24.576MHz
25MHz
DEVICE
IDSEL #
REQ/GNT #
PCI_INT
GBIT ETHERNET
AD16
2
C
MINIPCI SLOT
AD18
1
E,F
SMARTDAA
MODEM,
AMP
5 IN 1
CARDBUS
SLOT X1
1394
CONN
CardBus/1394
AD25
4
B,D,G
PC97551
TPA0312
CARD
READER
SD/MMC,
SM, MS,
XD
TQFP 176
WIRE
FAN
Touchpad
Keyboard
FLASH
RJ11
JACK
RJ45
D
JACK
HEADPHONE,
2ND HEADPHONE,
MIC
JACK
D
PROJECT : CT8
Quanta Computer Inc.
Size
Document Number
Rev
Custom
BLOCK DIAGRAM
1A
Date:
Monday, December 13, 2004
Sheet
1
of
42
1
2
3
4
5
6
7
8
 
5
4
3
2
1
CLK
NBSRCCLK
NBSRCCLK#
NBSRCCLK 7
NBSRCCLK# 7
SBSRCCLK 12
SBSRCCLK# 12
SBLINKCLK 7
SBLINKCLK# 7
+3V
CLK_VDD
20 Mils
SBSRCCLK
SBSRCCLK#
L39
40 Mils
+3V
TI201209G121
CLK_VDDA
L42
SBLINKCLK
SBLINKCLK#
C478
22U
C485
0.1U
C497
0.1U
C496
0.1U
C488
0.1U
C480
0.1U
C483
0.1U
C491
0.1U
C498
0.1U
TI201209G121
C492
0.1U
C494
22U
D
D
CLK_VDD
U23
43
VDDCPU
VDDA
39
14
VDDSRC3
GNDA
38
21
VDDSRC2
CPUCLK8T0
CPUCLK8C0
R288
15/F
32
45
VDDSRC1
CPUCLK8T0
CPUCLK 3
CPUCLK# 3
+3V
R291
15/F
L40
35
44
VDD_SRC0
CPUCLK8C0
51
VDD_PCI
CPUCLK8T1
41
T128
3
40
VDD48
CPUCLK8C1
T297
SBK160808T-301Y-S
48
VDDHTT
SRCCLKT7
SRCCLKC7
SRCCLKT6
SRCCLKC6
SRCCLKT5
SRCCLKC5
R286
33
SBSRCCLK
SBSRCCLK#
NBSRCCLK
NBSRCCLK#
SBLINKCLK
SBLINKCLK#
R285
49.9/F
56
12
VDDREF
SRCCLKT7
C482
2.2U
R290
33
R289
49.9/F
13
SRCCLKC7
R296
33
R295
49.9/F
5
16
17
18
19
22
23
24
25
27
28
30
29
GND1
SRCCLKT6
SRCCLKC6
SRCCLKT5
SRCCLKC5
SRCCLKT4
SRCCLKC4
SRCCLKT3
SRCCLKC3
SRCCLKT2
SRCCLKC2
SRCCLKT1
SRCCLKC1
R298
33
R297
49.9/F
55
36
31
26
20
GND2
GNDSRC0
GNDSRC1
GNDSRC2
GNDSRC3
R301
33
R300
49.9/F
REV.B
R303
33
R302
49.9/F
T131
T299
C320
27P
15
49
46
42
GNDSRC4
GNDPCI
GNDHTT
GNDCPU
T301
Parallel Resonance Crystal
Tolerance: 35ppm (max)
Load: 20pf
T306
Y2
R83
*1M
T305
T302
T304
14.318MHZ
1
2
X1
X2
T303
C
34
33
C
C479
27P
R84
0
SRCCLKT0
SRCCLKC0
T298
T300
T296
6
NC
SEL75#/100/PCICLK0
50
R283
*4.7K
CLK_VDD
CLK_VDD
9,10,13
SCLK
7
SCLK
R274
10K
R277
10K
R276
10K
8
9,10,13
SDATA
SDATA
R273
*22
CLK FREQ
SELECT
SB_OSC_INT 7,13
R281
33
52
7
OSC14M
REF2
R275
*10K
54
53
9
FS0/REF0
FS1/REF1
FS2
37
R280
*10K
IREF
R279
*10K
Ioh = 5 * Iref
(2.32mA)
Voh = 0.71V @ 60 ohm
R304
475/F
4
R278
33
USBCLK_EXT 13
HTREFCLK 7
USB_48MHz
R284
33
HTTCLK0
47
11
CLKREQB#
R287
51.1
10
CLKREQA#
ICS951412
R292
*10K
R282
*10K
Operating Current: 400mA
B
B
Layout Note:
1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE AS
CKG. AS POSSIBLE
2- ROUTE ALL CPUCLK/#, NBSRCCLK/#, SBSRCCLK/#, SBLINKCLK/# AS
DIFFERENT PAIR RULE
EXT CLK FREQUENCY SELECT TABLE(MHZ)
FS2
FS1
FS0
CPU
SRCCLK
HTT
PCI
USB
COMMENT
3- PUT DECOUPLING CAPS CLOSE TO CKG. POWER PIN
0 0 0
Hi-Z
100.00
Hi-Z
Hi-Z
48.00
48.00
Reserved
Reserved
0 0 1
X
100.00
100.00
100.00
100.00
100.00
100.00
X/3
X/6
0 1 0
180.00
220.00
100.00
133.33
200.00
60.00
36.56 73.12
66.66 33.33
66.66 33.33
66.66 33.33
30.00
48.00
48.00
48.00
48.00
48.00
Reserved
0 1 1
1 0 0
1 0 1
1 1 1
Reserved
Reserved
Reserved
A
Normal HAMMER operation
A
PROJECT : CT8
Quanta Computer Inc.
Size
Document Number
Rev
Custom
EXT CLOCK GENERATOR
1A
Date:
Monday, December 13, 2004
Sheet
2
of
42
5
4
3
2
1
[2:1]
 
5
4
3
2
1
CPU
20 Mils width to pin
100 Mils width to capacitor
250 Mils width to PWM
Near Socket754
VDDA_1V2
U22A
AMD K8
VDDA_1V2
T124
U22C
AMD K8
R76
169/F
CPU_CLK
C295
3900P
CPUCLK 2
LDT
CTL & DBG
B27
V_HT0_A0
V_HT0_B0
AF25
CPU_CLK#
C296
3900P
CPUCLK# 2
LDT_RST#
THERMTRIP#
B29
AE28
AF20
A20
V_HT0_A1
V_HT0_B1
12
LDT_RST#
RESET#
THERMTRIP#
CPUPWRGD
FBCLKOUT#
R78
80.6/F
FBCLKOUT
C26
AF29
AE18
V_HT0_A2
V_HT0_B2
PWROK
LDTSTOP#
THERMDA
C28
AG26
AJ27
A26
V_HT0_A3
V_HT0_B3
7,12
LDTSTOP#
HT_STOP#
THERMDA
THERMDC
D25
AG28
A27
V_HT0_A4
V_HT0_B4
THERMDC
L0_REF1
D27
AH27
AF27
V_HT0_A5
V_HT0_B5
L0_REF1
CADIP[0..15]
CADOP[0..15]
L0_REF0
5
CADIP[0..15]
D29
AH29
CADOP[0..15] 5
AE26
AJ28
T294
V_HT0_A6
V_HT0_B6
L0_REF0
KEY0
A28
D
KEY1
T97
D
CADIP15
CADOP15
COREFB
T25
N26
40
COREFB
A23
HT_RXD15
HT_TXD15
COREFB
CADIP14
U27
L25
CADOP14
COREFB#
A24
HT_RXD14
HT_TXD14
40
COREFB#
COREFB#
CADIP13
CADOP13
V25
L26
T96
B23
HT_RXD13
HT_TXD13
CORE_SENSE
CADIP12
W27
J25
CADOP12
AG18
HT_RXD12
HT_TXD12
NC_BP3
T118
CADIP11
CADOP11
AA27
G25
T121
AE12
AH18
T295
HT_RXD11
HT_TXD11
VDDIOFB
NC_BP2
CADIP10
CADOP10
NC_AG17
AB25
G26
AF12
AG17
HT_RXD10
HT_TXD10
T120
VDDIOFB#
NC_BP1
CADIP9
CADOP9
VDDIO_SENSE
NC_AJ18
AC27
E25
AE11
AJ18
HT_RXD9
HT_TXD9
VDDIO_SENSE
NC_BP0
CADIP8
CADOP8
AD25
E26
HT_RXD8
HT_TXD8
CADIP7
CADOP7
CPU_CLK
NC_AJ23
T27
N29
AJ21
AJ23
HT_RXD7
HT_TXD7
CLKIN
NC_BPSCLK
CADIP6
CADOP6
CPU_CLK#
NC_AH23
680-8P4R
V29
M28
AH21
AH23
RN1
CADIP5
HT_RXD6
HT_TXD6
C ADOP5
CLKIN#
NC_BPSCLK#
NC_D20
VCC_CORE
V27
L29
1
3
5
7
2
4
6
8
HT_RXD5
HT_TXD5
CADIP4
CADOP4
FBCLKOUT
NC_C19
Y29
K28
AH19
AE24
T122
HT_RXD4
HT_TXD4
FBCLKOUT
NC_PLLCHZ
CADIP3
CADOP3
CADOP2
FBCLKOUT#
NC_B19
R42
51
COREFB
AB29
H28
AJ19
AF24
HT_RXD3
HT_TXD3
FBCLKOUT#
NC_PLLCHZ#
T123
CADIP2
NC_C21
AB27
G29
HT_RXD2
HT_TXD2
CADIP1
AD29
F28
CADOP1
AH25
D20
NC_D20
R41
51
COREFB#
VDDA_2.5V
HT_RXD1
HT_TXD1
VDDA1
NC_SCANCLK1
CADIN[0..15]
CADIP0
CADOP0
CADON[0..15]
NC_C21
NC_C19
R34
680
NC_D18
5
CADIN[0..15]
AD27
E29
CADON[0..15] 5
AJ25
C21
HT_RXD0
HT_TXD0
VDDA2
NC_SCANCLK2
D18
NC_D18
R265
680
NC_AG17
NC_SCANEN
CADIN15
CADON15
R256
680
NC_AJ18
R25
N27
C19
HT_RXD#15
HT_TXD#15
NC_SCANSHENB
CADIN14
CADON14
VID0
NC_B19
VDDA_1V2
U26
M25
AE15
AF15
AG14
AF14
AG13
B19
HT_RXD#14
HT_TXD#14
40
VID0
VID0
VID1
VID2
VID3
VID4
NC_SCANSHENA
CADIN13
CADON13
VID1
U25
L27
HT_RXD#13
HT_TXD#13
40
VID1
CADIN12
CADON12
VID2
R262
44.2/F
L0_REF1
W26
K25
D22
HT_RXD#12
40
VID2
T93
CADIN11
HT_TXD#12
CADON11
VID3
NC_RSVD_SCL
AA26
H25
C22
HT_RXD#11
HT_TXD#11
40
VID3
NC_RSVD_SDA
T82
CADIN10
CADON10
VID4
STUFF WHEN CONFIGURED AS 16-BIT LINK
R261
44.2/F
L0_REF0
AA25
G27
40
VID4
CADIN9
HT_RXD#10
HT_TXD#10
CADON9
NC_A19
AC26
F25
A19
HT_RXD#9
HT_TXD#9
NC_BRN#
CADIN8
CADON8
VDDA_1V2
AC25
E27
HT_RXD#8
HT_TXD#8
CADIN7
CADON7
T28
P29
C15
HT_RXD#7
HT_TXD#7
NC_DCLKTWO
T68
CADIN6
CADON6
DBRDY
R56
49.9/F
CTLIP1
+2.5V
U29
M27
JTAG6
AH17
HT_RXD#6
HT_TXD#6
DBRDY
CADIN5
V28
M29
CADON5
DBREQ#
AE19
C18
NC_C18
HT_RXD#5
HT_TXD#5
JTAG7
DBREQ#
NC_SINCHN
CADIN4
CADON4
R57
49.9/F
CTLIN1
R268
680
LDT_RST#
W29
K27
HT_RXD#4
HT_TXD#4
CADIN3
AA29
H27
CADON3
TMS
E20
HT_RXD#3
HT_TXD#3
JTAG5
TMS
CADIN2
CADON2
TCK
R260
680
LDTSTOP#
AB28
H29
JTAG1
E17
AF21
AF22
AF23
AE23
HT_RXD#2
HT_TXD#2
TCK
NC_ANALOG0
NC_ANALOG1
NC_ANALOG2
NC_ANALOG3
C
C
CADIN1
AC29
F27
CADON1
TRST#
B21
R90
680
THERMTRIP#
HT_RXD#1
HT_TXD#1
JTAG2
TRST#
CADIN0
CADON0
TDI
AD28
F29
A21
JTAG4
HT_RXD#0
HT_TXD#0
TDI
2.5VSUS
TDO
R48
680
NC_A19
A22
JTAG3
TDO
CLKIP1
CLKOP1
R49
680
NC_C18
Y25
J26
5
CLKIP1
HT_RXCLK1
HT_TXCLK1
CLKOP1 5
CLKOP0 5
CLKON1 5
CLKIP0
CLKOP0
R40
*680
TDO
5
CLKIP0
Y27
J29
HT_RXCLK0
HT_TXCLK0
A25
K1
NC_A25
NC_K1
CLKIN1
CLKON1
R66
51.1
VDDIO_SENSE
R258
*680
DBREQ#
5
CLKIN1
W25
J27
B7
R2
CLKIN0
HT_RXCLK#1
HT_TXCLK#1
CLKON0
NC_B7
NC_R2
R266
*680
DBRDY
Y28
K29
B13
R3
5
CLKIN0
HT_RXCLK#0
HT_TXCLK#0
CLKON0 5
NC_B13
NC_R3
2.5VSUS
B18
AA2
NC_B18
NC_AA2
CTLIP1
R27
N25
CTLOP1
C1
AA3
R33
*680
TCK
HT_RXCTL1
HT_TXCTL1
T101
NC_C1
NC_AA3
CTLIP0
CTLIN1
CTLOP0
R259
820
NC_AJ23
R54
*680
TMS
5
CTLIP0
T29
P28
CTLOP0 5
C3
AE9
HT_RXCTL0
HT_TXCTL0
NC_C3
NC_AE9
C6
AE21
R50
*680
TDI
NC_C6
NC_AE21
CTLON1
R267
820
NC_AH23
R46
*680
TRST#
R26
P25
T102
C9
AE22
HT_RXCTL#1
HT_TXCTL#1
NC_C9
NC_AE22
CTLIN0
R29
P27
CTLON0
C20
AG2
5
CTLIN0
HT_RXCTL#0
HT_TXCTL#0
CTLON0 5
NC_C20
NC_AG2
C23
NC_C23
NC_AG4
AG4
C24
NC_C24
NC_AG6
AG6
D3
NC_D3
NC_AG7
AG7
F3
AG9
NC_F3
NC_AG9
J3
AH1
NC_J3
NC_AH1
R77
0
NC_AF18
AF18
2.5VSUS
+3V
VDDA_1V2
VDDA_1V2
+3V
C277 100U
C9
*100U
C154 *4.7U
C284 *4.7U
R32
R35
10K
R38
100/F
Q28
2N7002E
10K
C285 *4.7U
C283 *4.7U
30,36
MBDATA
3
1
THDAT_SMB
H/W MONITOR
CON1
REV.B
B
C161 4.7U
C168 4.7U
6657VCC
B
DBREQ#
TCK
C146 4.7U
C286 4.7U
+3V
DBRDY
TMS
TRST#
1
2
3
4
5
6
7
8
9
10
10
11
12
13
14
DBREQ_L
DBRDY
TCK
TMS
TDI
TRST_L
TDO
+2.5V
+2.5V
KEY-NC
RES
RES
RES
RES
RES
C111
.1U/16V/0402
U18
C141 0.22U
C126 0.22U
C465 0.22U
C470 0.22U
Q8
2N7002E
1
2
3
4
VCC
DXP
DXN
-OVT
SMCLK
8
THCLK_SMB
TDI
TDO
30,36
MBCLK
3
1
THCLK_SMB
THERMDA
7
THDAT_SMB
C473 0.22U
C175 0.22U
SMDATA
6
TEMP_ALT#
+2.5V
C466 0.22U
C171 0.22U
C431
2200P/50V
-ALT
5
C469 0.22U
C184 0.22U
THERMDC
GND
LDT_RST#
MAX6657/GMT-781
C117 0.22U
C187 0.22U
37
1999_RST#
C119 0.22U
C472 0.22U
+3V
*HDT
50 Mils, routing as 15 mils width if the
distance from bead to cpu pin less than 1000
mils.
Output current(Max):
300mA
R386
1K
+3V
VDDA_2.5V
U6
L21
3
4
TEMP_ALT#
1
3
VIN
VOUT
TEMP_ALARM# 13
TI201209G121
Ra
Q33
MMBT3904
A
A
C308
10U/10V
R80
100K/F
C311
10U/10V
C721
100P
C722
4.7U
C723
C724
C304
10U/10V
+2.5V
3V_S5
1
SHDN
REV.B
+2.5V
2
GND
SET
5
3300P
0.22U
R89
1K
R86
10K
R257
680
PROJECT : CT8
G923
R79
100K/F
Quanta Computer Inc.
CPUPWRGD
THERMTRIP#
1
3
THERM_CPUDIE#
CPUPWRGD 12
THERM_CPUDIE# 13,30
Vout=1.25(1+Ra/Rb)
Ra=Rb(Vout/1.25-1)
Rb
Q14
MMBT3904
Size
Document Number
Rev
Custom
CPU H.T/CTL I/F
1A
Date:
Monday, December 13, 2004
Sheet
3
of
42
5
4
3
2
1
5
4
3
2
1
CPU
VTT_DDR
U22B
AMD K8
VTT_DDR
VCC_CORE
2.5VSUS
2.5VSUS
VCC_CORE
MEMORY
20 mils width to CPU pins.
U22D
AMD K8
A18
VTT_A1
VTT_B1
AF16
POWER
C148
220U
C267
330U
B17
VTT_A2
VTT_B2
AG15
B20
VDD1
VDDIO1
D5
U22E
AMD K8
C163
220U
C225
330U
C16
VTT_A3
VTT_B3
AG16
B24
VDD2
D7
VDDIO2
C17
AH16
D24
D9
VTT_A4
VTT_B4
VDD3
VDDIO3
GROUND
REV.B
C243
330U
B2
R28
T2
T7
T9
T21
T23
T26
U6
D17
AJ17
E19
D11
VSS1
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VTT_A5
VTT_B5
VDD4
VDDIO4
B4
AE13
E21
D13
VSS2
41
VTT_SENSE
VTT_SENSE
VDD5
VDDIO5
REV.B
B6
E23
D15
VSS3
VDD6
VDDIO6
C178
*4.7U
B8
E28
E4
VSS4
VDD7
VDDIO7
MEMZN
MEMRST#
B10
D14
AG10
T119
F18
F6
VSS5
MEMZN
MEMRESET#
VDD8
VDDIO8
B12
MEMZP
C14
AG12
1.25VREF
F20
F8
C177
*4.7U
C451
4.7U
D
VSS6
MEMZP
MEMVREF1
VDD9
VDDIO9
D
B14
F22
F10
VSS7
VDD10
VDDIO10
B16
MD63
MD62
A16
N3
F24
F12
C182
4.7U
C207
4.7U
VSS8
MEMDATA63
MEMCHECK7
T289
VDD11
VDDIO11
B22
U8
B15
N1
T288
T109
F26
F14
VSS9
VSS118
MEMDATA62
MEMCHECK6
VDD12
VDDIO12
B25
U10
MD61
A12
U3
G11
F16
C180
4.7U
C456
4.7U
VSS10
VSS119
MEMDATA61
MEMCHECK5
VDD13
VDDIO13
MD60
MD58
B26
U20
B11
V1
T107
G13
G4
VSS11
VSS120
MEMDATA60
MEMCHECK4
VDD14
VDDIO14
MD59
C179
4.7U
C237
4.7U
B28
VSS12
VSS121
U22
A17
MEMDATA59
MEMCHECK3
N2
T287
G15
VDD15
VDDIO15
G7
C25
U24
A15
P1
G17
G9
VSS13
VSS122
MEMDATA58
MEMCHECK2
T290
VDD16
VDDIO16
MD57
C314
4.7U
C444
4.7U
C27
V2
C13
U1
G19
H6
T106
VSS14
VSS123
MEMDATA57
MEMCHECK1
VDD17
VDDIO17
MD56
C29
V7
A11
U2
G21
H8
VSS15
VSS124
MEMDATA56
MEMCHECK0
T108
VDD18
VDDIO18
MD55
C181
4.7U
C238
4.7U
D2
V9
A10
G23
J4
VSS16
VSS125
MEMDATA55
VDD19
VDDIO19
MD54
MD52
MD51
CS#7
D16
V21
B9
D8
H10
J7
VSS17
VSS126
MEMDATA54
MEMCS#7
T87
VDD20
VDDIO20
MD53
CS#6
C313
4.7U
C457
4.7U
D19
V23
C7
C8
H12
K6
T79
VSS18
VSS127
MEMDATA53
MEMCS#6
VDD21
VDDIO21
CS#5
D21
W6
A6
E8
H14
L4
VSS19
VSS128
MEMDATA52
MEMCS#5
T94
VDD22
VDDIO22
CS#4
C258
1U
C223
4.7U
D23
W8
C11
E7
T89
H16
M6
VSS20
VSS129
MEMDATA51
MEMCS#4
VDD23
VDDIO23
D26
W10
MD50
A9
D6
CS#3
H18
N4
CS#3
10,11
VSS21
VSS130
MEMDATA50
MEMCS#3
VDD24
VDDIO24
MD49
CS#2
C262
1U
C224
4.7U
D28
W20
A5
E6
CS#2
10,11
H20
P6
VSS22
VSS131
MEMDATA49
MEMCS#2
VDD25
VDDIO25
E15
W22
MD48
B5
C4
CS#1
H22
R4
CS#1
9,11
VSS23
VSS132
MEMDATA48
MEMCS#1
VDD26
VDDIO26
MD47
CS#0
C268
1U
C208
4.7U
E16
W24
C5
E5
CS#0
9,11
H24
T6
VSS24
VSS133
MEMDATA47
MEMCS#0
VDD27
VDDIO27
MD46
E18
W28
A4
J9
U4
VSS25
VSS134
MEMDATA46
VDD28
VDDIO28
MD45
CKE1
C450
4.7U
E22
Y2
E2
AE7
J11
V6
VSS26
VSS135
MEMDATA45
MEMCKEB
VDD29
VDDIO29
MD44
CKE0
C324
0.22U
E24
Y7
E1
AE8
J13
W4
VSS27
VSS136
MEMDATA44
MEMCKEA
VDD30
VDDIO30
MD43
C445
4.7U
F2
Y9
A3
J15
Y6
VSS28
VSS137
MEMDATA43
VDD31
VDDIO31
MD42
DCLK#7
C226
0.22U
F7
Y11
B3
C10
D10
DCLK#7
9
J17
AA4
VSS29
VSS138
MEMDATA42
MEMCLK#7
MEMCLK7
VDD32
VDDIO32
MD41
MD39
DCLK7
DCLK#7
R53
120/F
DCLK7
C248 0.22U
F9
Y13
E3
J19
AA7
DCLK7
9
VSS30
VSS139
MEMDATA41
VDD33
VDDIO33
MD40
DCLK#6
DCLK#6
R52
120/F
DCLK6
C336
0.22U
F11
Y15
F1
E11
E12
DCLK#6
10
J21
AB6
VSS31
VSS140
MEMDATA40
MEMCLK#6
MEMCLK6
VDD34
VDDIO34
DCLK6
DCLK#5
R69
120/F
DCLK5
C240 0.22U
F13
Y17
G2
J23
AB8
DCLK6
10
VSS32
VSS141
MEMDATA39
VDD35
VDDIO35
MD38
DCLK#5
DCLK#4
R75
120/F
DCLK4
C299
0.22U
F15
Y19
G1
AG8
AF8
DCLK#5
9
J28
AC4
VSS33
VSS142
MEMDATA38
MEMCLK#5
MEMCLK5
VDD36
VDDIO36
F17
Y21
MD37
L3
DCLK5
K8
AC7
C192 0.22U
DCLK5
9
VSS34
VSS143
MEMDATA37
VDD37
VDDIO37
MD36
DCLK#4
C166
0.22U
F19
Y23
L1
AE10
AF10
K10
AC9
DCLK#4
10
VSS35
VSS144
MEMDATA36
MEMCLK#4
MEMCLK4
VDD38
VDDIO38
LAYOUT: Place close to CPU.
F21
Y26
MD35
G3
DCLK4
DCLK3
K12
AD6
C229 0.22U
DCLK4
10
VSS36
VSS145
MEMDATA35
VDD39
VDDIO39
MD34
DCLK#3
C176
0.22U
F23
AA6
J2
V4
V3
K14
AD8
T111
VSS37
VSS146
MEMDATA34
MEMCLK#3
MEMCLK3
VDD40
VDDIO40
C
C
G6
AA8
MD33
MD32
L2
K16
AD10
C190 0.22U
VSS38
VSS147
MEMDATA33
T110
VDD41
VDDIO41
DCLK#2
C288
0.1U
G8
AA10
M1
K4
K5
T99
K18
AD12
VSS39
VSS148
MEMDATA32
MEMCLK#2
MEMCLK2
VDD42
VDDIO42
MD31
DCLK2
C256 0.22U
G10
AA12
W1
K20
AD14
VSS40
VSS149
MEMDATA31
T100
VDD43
VDDIO43
MD30
DCLK#1
C307
0.1U
G12
AA14
W3
P5
R5
K22
AD16
VSS41
VSS150
MEMDATA30
MEMCLK#1
MEMCLK1
VDD44
VDDIO44
MD29
DCLK1
C253 0.22U
G14
AA16
AC1
K24
AE4
VSS42
VSS151
MEMDATA29
VDD45
VDDIO45
MD28
DCLK#0
G16
AA18
AC3
P4
P3
K26
AF5
VSS43
VSS152
MEMDATA28
MEMCLK#0
MEMCLK0
VDD46
VDDIO46
MD27
DCLK0
C247
1U
C448 0.22U
G18
AA20
W2
L7
AF7
VSS44
VSS153
MEMDATA27
VDD47
VDDIO47
MD26
G20
AA22
Y1
L9
AF9
VSS45
VSS154
MEMDATA26
VDD48
VDDIO48
MD25
MEMBAA1
C272
1U
C454 0.22U
G22
AA24
AC2
K3
MEMBAA1 9,11
MEMBAA0 9,11
RAS#A
L21
AF11
VSS46
VSS155
MEMDATA25
MEMBANKA1
VDD49
VDDIO49
G24
AB2
MD24
MD23
AD1
H3
MEMBAA0
L23
AF13
VSS47
VSS156
MEMDATA24
MEMBANKA0
VDD50
VDDIO50
RAS#A
G28
AB7
AE1
H5
M8
9,11
VSS48
VSS157
MEMDATA23
MEMRASA#
VDD51
VCC_CORE
H2
AB9
MD22
AE3
D4
CAS#A
M10
Y12
CAS#A
9,11
VSS49
VSS158
MEMDATA22
MEMCASA#
VDD52
VDD93
MD21
WE#A
H7
AB11
AG3
G5
WE#A
9,11
M20
Y14
VSS50
VSS159
MEMDATA21
MEMWEA#
VDD53
VDD94
H9
AB13
MD20
AJ4
M22
Y16
VSS51
VSS160
MEMDATA20
VDD54
VDD95
MD19
MAA15
C194 0.1U
H11
AB15
AE2
E13
T86
M24
Y18
VSS52
VSS161
MEMDATA19
NC_MEMADDA15
VDD55
VDD96
MD18
MAA14
H13
AB17
AF1
C12
N7
Y20
VSS53
VSS162
MEMDATA18
NC_MEMADDA14
T95
VDD56
VDD97
MD17
MAA13
C254 0.1U
H15
AB19
AH3
E10
N9
Y22
VSS54
VSS163
MEMDATA17
MEMADDA13
VDD57
VDD98
MD16
MAA12
H17
AB21
AJ3
AE6
N21
Y24
VSS55
VSS164
MEMDATA16
MEMADDA12
VDD58
VDD99
MD15
MAA11
C193 0.1U
H19
AB23
AJ5
AF3
N23
AA9
VSS56
VSS165
MEMDATA15
MEMADDA11
VDD59
VDD100
MD14
MAA10
H21
AC6
AJ6
M5
N28
AA11
VSS57
VSS166
MEMDATA14
MEMADDA10
VDD60
VDD101
MD13
MD11
M AA9
C216 0.1U
H23
AC8
AJ7
AE5
P8
AA13
VSS58
VSS167
MEMDATA13
MEMADDA9
VDD61
VDD102
MD12
MAA8
H26
AC10
AH9
AB5
CKE0
P10
AA15
VSS59
VSS168
MEMDATA12
MEMADDA8
VDD62
VDD103
M AA7
CKE0
9,11
C205 0.1U
J6
AC12
AG5
AD3
P20
AA17
VSS60
VSS169
MEMDATA11
MEMADDA7
CKE1
VDD63
VDD104
MD10
MAA6
CKE1
10,11
J8
AC14
AH5
Y5
P22
AA19
VSS61
VSS170
MEMDATA10
MEMADDA6
VDD64
VDD105
J10
AC16
MD9
AJ9
AB4
MAA5
P24
AA21
C244 0.1U
C231 0.1U
VSS62
VSS171
MEMDATA9
MEMADDA5
VDD65
VDD106
MD8
MAA4
J12
AC18
AJ10
Y3
MD[63..0]
P26
AA23
VSS63
VSS172
MEMDATA8
MEMADDA4
VDD66
VDD107
MD[63..0] 11
J14
AC20
MD7
AH11
V5
MAA3
R7
AA28
VSS64
VSS173
MEMDATA7
MEMADDA3
VDD67
VDD108
MD6
MD4
MAA2
J16
AC22
AJ11
T5
DQS[7..0]
R9
AB10
VSS65
VSS174
MEMDATA6
MEMADDA2
VDD68
VDD109
DQS[7..0] 11
DM[7..0]
MD5
MAA1
C206 0.1U
J18
AC24
AH15
T3
R21
AB12
VSS66
VSS175
MEMDATA5
MEMADDA1
VDD69
VDD110
MAA0
J20
AC28
AJ15
N5
R23
AB14
DM[7..0]
VSS67
VSS176
MEMDATA4
MEMADDA0
VDD70
VDD111
11
MD3
C245 0.1U
J22
AD2
AG11
T8
AB16
VSS68
MEMDATA3
VDD71
VSS177
VDD112
MD2
MEMBAB1
B
J24
AD7
AJ12
L5
T10
AB18
B
MEMBAB1 10,11
VSS69
VSS178
MEMDATA2
MEMBANKB1
MAA[13..0]
VDD72
VDD113
MAA[13..0] 9,11
MD1
MEMBAB0
C222 0.1U
K2
AD9
AJ14
J5
T20
AB20
MEMBAB0 10,11
RAS#B
VSS70
VSS179
MEMDATA1
MEMBANKB0
VDD73
VDD114
MD0
RAS#B
K7
AD11
AJ16
H4
T22
AB22
10,11
VSS71
VSS180
MEMDATA0
MEMRASB#
MAB[13..0]
VDD74
VDD115
MAB[13..0] 10,11
CAS#B
C257 0.1U
K9
AD13
F5
T24
AB24
CAS#B
10,11
VSS72
VSS181
MEMCASB#
VDD75
VDD116
WE#B
K11
AD15
R1
F4
U7
AB26
WE#B
10,11
VSS73
VSS182
T104
MEMDQS17
MEMWEB#
VDD76
VDD117
DM7
C199 0.1U
K13
AD17
A13
U9
AC11
VSS74
VSS183
MEMDQS16
VDD77
VDD118
DM6
DM4
M AB15
K15
AD19
A7
E14
U21
AC13
VSS75
VSS184
MEMDQS15
NC_MEMADDB15
T98
VDD78
VDD119
DM5
MAB14
C455 0.1U
K17
AD21
C2
D12
T75
U23
AC15
VSS76
VSS185
MEMDQS14
NC_MEMADDB14
VDD79
VDD120
K19
AD23
H1
E9
MAB13
U28
AC17
VSS77
VSS186
MEMDQS13
MEMADDB13
VDD80
VDD121
DM3
MAB12
C215 0.1U
K21
AD26
AA1
AF6
V8
AC19
VSS78
VSS187
MEMDQS12
MEMADDB12
VDD81
VDD122
K23
AE14
DM2
AG1
AF4
MAB11
V10
AC21
VSS79
VSS188
MEMDQS11
MEMADDB11
VDD82
VDD123
DM1
MAB10
C198 0.1U
L6
AE16
AH7
M4
V20
AC23
VSS80
VSS189
MEMDQS10
MEMADDB10
VDD83
VDD124
DM0
MAB9
L8
AE20
AH13
AD5
V22
AD18
VSS81
VSS190
MEMDQS9
MEMADDB9
VDD84
VDD125
MAB8
C232 0.1U
L10
AE29
T103
T1
AC5
V24
AD20
VSS82
VSS191
MEMDQS8
MEMADDB8
VDD85
VDD126
DQS7
MAB7
MAB6
L20
AF2
A14
AD4
V26
AD22
VSS83
VSS192
MEMDQS7
MEMADDB7
VDD86
VDD127
DQS6
C255 0.1U
L22
AF17
A8
AA5
W7
AD24
VSS84
VSS193
MEMDQS6
MEMADDB6
VDD87
VDD128
DQS5
MAB5
L24
AF19
D1
AB3
W9
AE17
VSS85
VSS194
MEMDQS5
MEMADDB5
VDD88
VDD129
DQS4
MAB4
C200 0.1U
L28
AF26
J1
Y4
W21
AE25
VSS86
VSS195
MEMDQS4
MEMADDB4
VDD89
VDD130
DQS3
MAB3
M2
AF28
AB1
W5
W23
AE27
VSS87
VSS196
MEMDQS3
MEMADDB3
VDD90
VDD131
DQS2
M AB2
C234 0.1U
M7
AG20
AJ2
U5
Y8
AG19
VSS88
VSS197
MEMDQS2
MEMADDB2
VDD91
VDD132
DQS1
MAB1
M9
AG21
AJ8
T4
Y10
AH24
VSS89
VSS198
MEMDQS1
MEMADDB1
VDD92
VDD133
M21
AG22
DQS0
AJ13
M3
MAB0
C214 0.1U
VSS90
VSS199
MEMDQS0
MEMADDB0
M23
AG23
VSS91
VSS200
M26
VSS92
VSS201
AG24
C447 0.1U
N6
AG25
VSS93
VSS202
N8
VSS94
VSS203
AG27
C246 0.1U
N10
AG29
VSS95
VSS204
2.5VSUS
C191 0.1U
N20
AH2
VSS96
VSS205
2.5VSUS
N22
AH4
VSS97
VSS206
DCLK#1
R58
10K
C213 0.1U
N24
AH6
VSS98
VSS207
P2
AH8
VSS99
VSS208
DCLK#0
R59
10K
A
P7
AH10
A
VSS100
VSS209
R254
100/F
W/S 15/20 mils
P9
AH12
VSS101
VSS210
VTT_DDR
60 mils
DCLK0
R60
10K
C468
0.1U
P21
AH14
VSS102
VSS211
P23
AH20
VSS103
VSS212
DCLK1
R62
10K
R6
AH22
VSS104
VSS213
R8
AH26
1.25VREF
VSS105
VSS214
C142
0.22U
C292
0.22U
C293
4.7U
C139
4.7U
R10
AH28
VSS106
VSS215
R20
AJ20
C475
0.1U
PROJECT : CT8
VSS107
VSS216
2.5VSUS
R255
100/F
C471
1000P
C467
0.01U
C474
*100P
R22
AJ22
VSS108
VSS217
Quanta Computer Inc.
R24
AJ24
VSS109
VSS218
MEMZN
R45
34.8/F
VSS219
AJ26
MEMZP
R47
34.8/F
Size
Document Number
Rev
Custom
CPU DDR/POWER I/F
1A
Date:
Monday, December 13, 2004
Sheet
4
of
42
5
4
3
2
1
 
5
4
3
2
1
CLG
Link 0 Is Clawhammer <--> RS480
U17A
CADOP15
CADOP14
CADOP13
CADOP12
T26
R26
U25
U24
V26
U26
W25
W24
AA25
AA24
AB26
AA26
AC25
AC24
AD26
AC26
R29
R28
T30
R30
T28
T29
V29
U29
Y30
W30
Y28
Y29
AB29
AA29
AC29
AC28
Y26
W26
W29
W28
P29
N29
D27
E27
HT_RXCAD15P
HT_RXCAD15N
HT_RXCAD14P
HT_RXCAD14N
HT_RXCAD13P
HT_RXCAD13N
HT_RXCAD12P
HT_RXCAD12N
HT_RXCAD11P
HT_RXCAD11N
HT_RXCAD10P
HT_RXCAD10N
HT_RXCAD9P
HT_RXCAD9N
HT_RXCAD8P
HT_RXCAD8N
HT_RXCAD7P
HT_RXCAD7N
HT_RXCAD6P
HT_RXCAD6N
HT_RXCAD5P
HT_RXCAD5N
HT_RXCAD4P
HT_RXCAD4N
HT_RXCAD3P
HT_RXCAD3N
HT_RXCAD2P
HT_RXCAD2N
HT_RXCAD1P
HT_RXCAD1N
HT_RXCAD0P
HT_RXCAD0N
HT_RXCLK1P
HT_RXCLK1N
HT_RXCLK0P
HT_RXCLK0N
HT_RXCTLP
HT_RXCTLN
HT_RXCALN
HT_RXCALP
HT_TXCAD15P
HT_TXCAD15N
HT_TXCAD14P
HT_TXCAD14N
HT_TXCAD13P
HT_TXCAD13N
HT_TXCAD12P
HT_TXCAD12N
HT_TXCAD11P
HT_TXCAD11N
HT_TXCAD10P
HT_TXCAD10N
HT_TXCAD9P
HT_TXCAD9N
HT_TXCAD8P
HT_TXCAD8N
HT_TXCAD7P
HT_TXCAD7N
HT_TXCAD6P
HT_TXCAD6N
HT_TXCAD5P
HT_TXCAD5N
HT_TXCAD4P
HT_TXCAD4N
HT_TXCAD3P
HT_TXCAD3N
HT_TXCAD2P
HT_TXCAD2N
HT_TXCAD1P
HT_TXCAD1N
HT_TXCAD0P
HT_TXCAD0N
HT_TXCLK1P
HT_TXCLK1N
HT_TXCLK0P
HT_TXCLK0N
HT_TXCTLP
HT_TXCTLN
HT_TXCALP
HT_TXCALN
R24
R25
N26
P26
N24
N25
L26
M26
J26
K26
J24
J25
G26
H26
G24
G25
L30
M30
L28
L29
J29
K29
H30
H29
E29
E28
D30
E30
D28
D29
B29
C29
L24
L25
F29
G29
M29
M28
B28
A28
CADIP15
CADON15
CADON14
CADON13
CADON12
PART 1OF6
CADIN15
CADIP14
CADIP13
CADIP12
CADIP11
CADIN14
CADIN13
CADIN12
CADOP11
D
CADON11
CADIN11
D
CADOP10
CADIP10
CADON10
CADIN10
CADOP9
CADIP9
CADON9
CADON8
CADIN9
CADOP8
CADIP8
CADOP[0..15]
CADIN8
CADIP[0..15]
CADIN[0..15]
3
CADOP[0..15]
CADIP[0..15] 3
CADIN[0..15] 3
CADON[0..15]
CADOP7
CADIP7
3
CADON[0..15]
CADON7
CADIN7
CADOP6
CADIP6
CADON6
CADIN6
CADOP5
CADIP5
CADON5
CADIN5
CADOP4
CADIP4
CADON4
CADIN4
CADIP3
CADOP3
CADON3
CADIN3
CADOP2
CADIP2
CADON2
CADIN2
CADOP1
CADIP1
CADON1
CADIN1
CADOP0
CADIP0
CADON0
CADIN0
3
CLKOP1
CLKIP1
3
3
CLKON1
CLKIN1
3
3
CLKOP0
CLKIP0
3
3
CLKON0
CLKIN0
3
3
CTLOP0
CTLIP0
3
C
3
CTLON0
CTLIN0
3
C
R233
49.9/F
HT_RXCALP
HT_RXCALN
HT_TXCALP
R235
100/F
VDDA_1V2
R234
49.9/F
HT_TXCALN
RS480M
U17B
PART 2 OF 6
T32
GFX_RX0P
D8
D7
D5
D4
E4
F4
G5
G4
H4
J4
H5
H6
G1
G2
K5
K4
L4
M4
N5
N4
P4
R4
P5
P6
P2
R2
T5
T4
U4
V4
W1
W2
GFX_RX0P
GFX_RX0N
GFX_RX1P
GFX_RX1N
GFX_RX2P
GFX_RX2N
GFX_RX3P
GFX_RX3N
GFX_RX4P
GFX_RX4N
GFX_RX5P
GFX_RX5N
GFX_RX6P
GFX_RX6N
GFX_RX7P
GFX_RX7N
GFX_RX8P
GFX_RX8N
GFX_RX9P
GFX_RX9N
GFX_RX10P
GFX_RX10N
GFX_RX11P
GFX_RX11N
GFX_RX12P
GFX_RX12N
GFX_RX13P
GFX_RX13N
GFX_RX14P
GFX_RX14N
GFX_RX15P
GFX_RX15N
GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N
A7
B7
B6
B5
A5
A4
B3
B2
C1
D1
D2
E2
F2
F1
H2
J2
J1
K1
K2
L2
M2
M1
N1
N2
R1
T1
T2
U2
V2
V1
Y2
AA2
GFX_TX0P_C
T228
GFX_RX0N
GFX_TX0N_C
T226
GFX_RX1P
GFX_TX1P_C
T227
T219
T225
GFX_RX1N
GFX_TX1N_C
T211
GFX_RX2P
GFX_TX2P_C
T221
T206
T220
GFX_RX2N
GFX_TX2N_C
T185
GFX_RX3P
GFX_TX3P_C
T218
T15
T214
GFX_RX3N
GFX_TX3N_C
T183
T213
T170
GFX_RX4P
GFX_TX4P_C
T210
GFX_RX4N
GFX_TX4N_C
T18
T208
T7
GFX_RX5P
GFX_TX5P_C
T207
GFX_RX5N
GFX_TX5N_C
T16
T202
T197
GFX_RX6P
GFX_TX6P_C
T200
GFX_RX6N
GFX_TX6N_C
T184
T198
GFX_RX7P
GFX_TX7P_C
T29
GFX_RX7N
GFX_TX7N_C
T181
T196
T199
GFX_RX8P
GFX_TX8P_C
B
T177
GFX_RX8N
GFX_TX8N_C
T180
B
T201
T179
GFX_RX9P
GFX_TX9P_C
T22
GFX_RX9N
GFX_TX9N_C
T195
T166
T167
T182
GFX_RX10P
GFX_TX10P_C
T168
GFX_RX10N
GFX_TX10N_C
T169
T10
GFX_RX11P
GFX_TX11P_C
T38
T176
T37
GFX_RX11N
GFX_TX11N_C
T192
GFX_RX12P
GFX_TX12P_C
GFX_TX12N_C
T178
T164
T194
GFX_RX12N
T191
GFX_RX13P
GFX_TX13P_C
T23
T175
GFX_RX13N
GFX_TX13N_C
T13
GFX_RX14P
GFX_TX14P_C
T5
T19
T203
GFX_RX14N
GFX_TX14N_C
T11
GFX_RX15P
GFX_TX15P_C
T187
T341
T189
T337
GFX_RX15N
GFX_TX15N_C
T186
GPP_RX0P
AE1
AE2
AB2
AC2
AB5
AB4
Y4
AA4
AD2
AD1
AA1
AB1
Y5
Y6
W5
W4
GPP_TX0P_C
T193
GPP_RX0N
GPP_RX0P
GPP_RX0N
GPP_RX1P
GPP_RX1N
GPP_RX2P
GPP_RX2N
GPP_RX3P
GPP_RX3N
GPP_TX0P
GPP_TX0N
GPP_TX1P
GPP_TX1N
GPP_TX2P
GPP_TX2N
GPP_TX3P
GPP_TX3N
GPP_TX0N_C
T163
T173
GPP_RX1P
GPP_TX1P_C
T188
T172
GPP_RX1N
GPP_TX1N_C
T174
PCIE I/F TO SLOT
T339
GPP_RX2P
GPP_TX2P_C
T17
T165
GPP_RX2N
GPP_TX2N_C
T25
GPP_RX3P
GPP_TX3P_C
T204
GPP_RX3N
GPP_TX3N_C
T31
A_RX0P
AG1
AH1
AC5
AC6
AH3
AJ3
AF2
AG2
AC4
AD4
A_TX0P_C
C16
0.1U
12
A_RX0P
A_RX0N
SB_RX0P
SB_RX0N
SB_RX1P
SB_RX1N
PCE_ISET
PCE_TXISET
SB_TX0P
SB_TX0N
SB_TX1P
SB_TX1N
A_TX0N_C
C17
0.1U
A_TX0P
12
12
A_RX0N
A_TX0N 12
A
PCIE I/F TO SB
A
12
A_RX1P
A_RX1P
A_RX1N
A_TX1P_C
C14
0.1U
A_TX1P
12
A_TX1N_C
C15
0.1U
12
A_RX1N
A_TX1N 12
R14
10K/F
AH2
AJ2
R9
150/F
R16
8.5K/F
PCE_PCAL
PCE_NCAL
R12
100/F
VDDA_1V2
REV.B
PROJECT : CT8
RS480M
Quanta Computer Inc.
Size
Document Number
Rev
Custom
RS480M-HT A-LINK0
1A
Date:
Monday, December 13, 2004
Sheet
5
of
42
5
4
3
2
1
T190
T171
T9
T12
 
Zgłoś jeśli naruszono regulamin