EMIF01-SMIC01F2.pdf

(157 KB) Pobierz
Single line EMI filter including ESD protection
efrcom
5200,5500,6125,6126,6131,6133,6136,7373
N70,N72,N90
EMIF01-SMIC01F2
IPAD™
Single line EMI filter including ESD protection
Main application
Single ended microphone in mobile phones
and portable devices
Description
The EMIF01-SMIC01F2 is a highly integrated
device designed to suppress EMI/RFI noise for
microphone line filtering.
Flip-Chip
(8 Bumps)
The EMIF01-SMIC01F2 Flip-Chip packaging
means the package size is equal to the die size.
That is why EMIF01-SMIC01F2 is a very small
device.
Pin configuration (Bump side view)
efrcom efrcom
1
Additionally, this filter includes ESD protection
circuitry which prevents damage to the appication
when subjected to ESD surges up to 15 kV.
ic
A
board
B
Benefits
C
High density capacitor
1 line low-pass-filter
Schematic
Lead free package
High efficiency in EMI filtering
A3
Very low PCB space consumtion
R1
R2
Very thin package: 0.65 mm
C3
50R
B1
High efficiency in ESD suppression
(IEC 61000-4-2 level 4)
C1
C2
C3
B2
R3
C2
High reliability offered by monolithic integration
C5
C4
B3
R4
C1
High density capacitor technology
R5
Complies with the following standards:
IEC 61000-4-2
A2
B2, B3, C2 are GND bumps
Level 4
15 kV (air discharge)
8 kV (contact discharge
Order code
on output pins
Part number
Marking
Level 1
2 kV (air and contact discharge)
EMIF01-SMIC01F2
GA
on input pins
October 2006
Rev 1
1/7
7
mic ic
E50,E60,E70,
32
356212999.008.png 356212999.009.png 356212999.010.png
Characteristics
EMIF01-SMIC01F2
1
Characteristics
Table 1.
Absolute Maximum Ratings (T amb = 25° C)
Symbol
Parameter and test conditions
Value
Unit
Output lines (C3)
ESD discharge IEC61000-4-2, air discharge
ESD discharge IEC61000-4-2, contact discharge
15
8
V PP
kV
Input lines (A3, A2, B1, C1)
ESD discharge IEC61000-4-2, air discharge
ESD discharge IEC61000-4-2, contact discharg
2
2
T j
Maximum junction temperature
125
° C
T op
Operating temperature range
- 40 to + 85
° C
T stg
Storage temperature range
- 55 to + 150
° C
Table 2.
Electrical Characteristics (T amb = 25° C)
Symbol
Parameter
V BR
Breakdown voltage
I RM
Leakage current @ V RM
V RM
Stand-off voltage
V CL
Clamping voltage
R d
Dynamic impedance
I PP
Peak pulse current
Symbol
Test conditions
Min.
Typ.
Max.
Unit
V BR
I R = 1 mA
14
V
I RM
V RM = 3 V per line
0.5
µA
C 1 , C 2 , C 3 , C 4 ,
V LINE = 0 V, V OSC = 30 mV, F = 1 MHz,
Tolerance ± 20%
0.85
nF
C 5
V LINE = 0 V, V OSC = 30 mV, F = 1 MHz,
Tolerance ± 20%
140
pF
R 1 , R 5
Tolerance ± 5%
50
R 2 , R 3 , R 4 Tolerance ± 5%
2.2
k
2/7
356212999.011.png
EMIF01-SMIC01F2
Ordering information scheme
Figure 1. Filtering measurements
0.00
dB
-10.00
-20.00
-30.00
-40.00
-50.00
-60.00
-70.00
-80.00
F (Hz)
-90.00
100.0k
1.0M
10.0M
100.0M
1.0G
C3-B1 line
Figure 2. ESD response to IEC 61000-4-2
(+15 kV air discharge) on one
output line
Figure 3. ESD response to IEC 61000-4-2
(-15 kV air discharge) on one output
line
Vin=5V/d
Vin=5V/d
Vout =5V/d
Vout =5V/d
1µs/d
1µs/d
2
Ordering information scheme
EMIF yy - xxx zz Fx
EMI Filter
Number of lines
Information
x = resistance value (Ohms)
z = capacitance value / 10(pF)
or
3 letters = application
2 digits = version
Package
F = Flip-Chip
x = 1: 500µm, Bump = 310µm
= 2: Leadfree Pitch = 500µm, Bump = 310µm
3/7
356212999.001.png 356212999.002.png
Package information
EMIF01-SMIC01F2
3
Package information
Figure 4. Flip-Chip dimensions
500 µm ± 50
310 µm ± 50
650 µm ± 65
1.42 mm ± 50 µm
Figure 5. Flip-Chip footprint
Figure 6. Marking
Copper pad Diameter:
250 µm recommended, 300 µm max.
Dot, ST logo
xx = marking
z = manufacturing location
yww = datecode
(y = year
ww = week)
E
Solder stencil opening:
330 µm recommended
x
y
x
w
z
w
Solder mask opening recommendation:
340 µm min. for 300 µm copper pad diameter
4/7
356212999.003.png 356212999.004.png 356212999.005.png
EMIF01-SMIC01F2
Package information
Figure 7. Tape and reel specification
Dot identifying Pin A1 location
4 +/- 0.1
Ø 1.5 +/- 0.1
1.52
0.73 +/- 0 .05
4 +/- 0.1
All dimensions in mm
User direction of unreeling
In order to meet environmental requirements, ST offers these devices in ECOPACK®
packages. These packages have a lead-free second level interconnect. The category of
second level interconnect is marked on the package and on the inner box label, in
compliance with JEDEC Standard JESD97. The maximum ratings related to soldering
conditions are also marked on the inner box label. ECOPACK is an ST trademark.
ECOPACK specifications are available at: www.st.com.
Note:
More packing informations are available in the application note
AN1235: “Flip-Chip: Package description and recommendations for use”
AN1751: "EMI Filters: Recommendations and measurements"
5/7
356212999.006.png 356212999.007.png
Zgłoś jeśli naruszono regulamin