8xc51.pdf

(305 KB) Pobierz
8XC51/80C31 8-bit CMOS (low voltage, low power, and high speed) microcontroller families
INTEGRATED CIRCUITS
8XC51/80C31
8-bit CMOS (low voltage, low power, and
high speed) microcontroller families
Preliminary specification
Replaces data sheet P87C51/80C51/80C31
of 1997 Mar 04
IC20 Data Handbook
1997 Dec 09
104092645.012.png 104092645.013.png
Philips Semiconductors
Preliminary specification
8-bit CMOS (low voltage, low power, and high speed)
microcontroller families
8XC51/80C31
DESCRIPTION
The Philips 8XC51/31 is a high-performance static 80C51 design
fabricated with Philips high-density CMOS technology with operation
from 2.7V to 5.5V.
The 8XC51/31 contains a 4k × 8 ROM, a 128 × 8 RAM, 32 I/O lines,
three 16-bit counter/timers, a six-source, four-priority level nested
interrupt structure, a serial I/O port for either multi-processor
communications, I/O expansion or full duplex UART, and on-chip
oscillator and clock circuits.
In addition, the device is a low power static design which offers a
wide range of operating frequencies down to zero. Two software
selectable modes of power reduction—idle mode and power-down
mode are available. The idle mode freezes the CPU while allowing
the RAM, timers, serial port, and interrupt system to continue
functioning. The power-down mode saves the RAM contents but
freezes the oscillator, causing all other chip functions to be
inoperative. Since the design is static, the clock can be stopped
without loss of user data and then the execution resumed from the
point the clock was stopped.
FEATURES
8051 Central Processing Unit
4k × 8 ROM (80C51)
128 × 8 RAM
Three 16-bit counter/timers
Full duplex serial channel
Boolean processor
Full static operation
Low voltage (2.7V to 5.5V@ 16MHz) operation
Memory addressing capability
64k ROM and 64k RAM
Power control modes:
Clock can be stopped and resumed
Idle mode
Power-down mode
CMOS and TTL compatible
SELECTION TABLE
For applications requiring more ROM and RAM,
see 8XC52/54/58/80C32, 8XC51FA/FB/FC/80C51FA,
and 8XC51RA+/RB+/RC+/80C51RA+ data sheet.
ROM/EPROM
Memory Size
(X by 8)
Three speed ranges at V CC = 5V
0 to 16MHz
0 to 33MHz
RAM Size
(X by 8)
Programmable
Timer Counter
(PCA)
Hardware
Watch Dog
Timer
Three package styles
Extended temperature ranges
Dual Data Pointers
80C31/8XC51
0K/4K
128
No
No
Second DPTR register
80C32/8XC52/54/58
0K/8K/16K/32K
Security bits:
ROM (2 bits)
OTP/EPROM (3 bits)
256
No
No
80C51FA/8XC51FA/FB/FC
0K/8K/16K/32K
256
Ye s
No
Encryption array–64 bytes
80C51RA+/8XC51RA+/RB+/RC+
0K/8K/16K/32K
4 level priority interrupt
512
Ye s
Ye s
6 interrupt sources
8XC51RD+
64K
1024
Ye s
Ye s
Four 8–bit I/O ports
Full–duplex enhanced UART
Framing error detection
Automatic address recognition
Programmable clock out
Asynchronous port reset
Low EMI (inhibit ALE)
Wake–up from Power Down by an external interrupt f(8XC51)
1997 Dec 09
140
104092645.014.png
Philips Semiconductors
Preliminary specification
8-bit CMOS (low voltage, low power, and high speed)
microcontroller families
8XC51/80C31
80C51 AND 80C31 ORDERING INFORMATION
MEMORY SIZE
4K
8
ROMless
TEMPERATURE RANGE ° C
AND PACKAGE
VOLTAGE
RANGE
FREQ.
(MHz)
DWG.
#
ROM P80C51SBPN
P80C31SBPN
0 to +70, Plastic Dual In-line Package
2.7V to 5.5V 0 to 16 SOT129-1
P80C31SBPN
OTP P87C51SBPN
ROM P80C51SBAA
P80C31SBAA
0 to +70 Plastic Leaded Chip Carrier
2.7V to 5.5V 0 to 16 SOT187-2
P80C31SBAA
OTP P87C51SBAA
ROM P80C51SBBB
P80C31SBBB
0 to +70, Plastic Quad Flat Pack
2.7V to 5.5V 0 to 16 SOT307-2
P80C31SBBB
OTP P87C51SBBB
ROM P80C51SFP N
P80C31SFP N
–40 to +85, Plastic Dual In-line Package
2.7V to 5.5V 0 to 16 SOT129-1
P80C31SFP N
OTP P87C51SFP N
ROM P80C51SFA A
40 to +85 Plastic Leaded Chip Carrier
P80C31SFA A
–40 to +85, Plastic Leaded Chip Carrier
2.7V to 5.5V 0 to 16 SOT187-2
P80C31SFA A
OTP P87C51SFA A
ROM P80C51SFB B
–40 to +85, Plastic Quad Flat Pack
2.7V to 5.5V 0 to 16 SOT307-2
P80C31SFB B
40 to +85 Plastic Quad Flat Pack
27Vto55V 0to16 SOT307 2
P80C31SFB B
OTP P87C51SFB B
ROM P80C51UBAA
0 to +70 Plastic Leaded Chip Carrier
0 to 33 SOT187-2
P80C31UBAA
5V
0to33 SOT187 2
P80C31UBAA
5V
OTP P87C51UBAA
ROM P80C51UBPN
0 to +70, Plastic Dual In-line Package
0 to 33 SOT129-1
P80C31UBPN
0 to +70 Plastic Dual In line Package
5V
0to33 SOT129 1
P80C31UBPN
5V
OTP P87C51UBPN
ROM P80C51UBBB
0 to +70, Plastic Quad Flat Pack
0 to 33 SOT307-2
P80C31UBBB
0 to +70 Plastic Quad Flat Pack
5V
0to33 SOT307 2
P80C31UBBB
5V
OTP P87C51UBBB
ROM P80C51UFA A
–40 to +85, Plastic Leaded Chip Carrier
0 to 33 SOT187-2
P80C31UFA A
5V
0to33 SOT187 2
P80C31UFA A
5V
OTP P87C51UFA A
ROM P80C51UFPN
–40 to +85, Plastic Dual In-line Package
0 to 33 SOT129-1
P80C31UFPN
40 to +85 Plastic Dual In line Package
5V
0to33 SOT129 1
P80C31UFPN
5V
OTP P87C51UFPN
ROM P80C51UFBB
–40 to +85, Plastic Quad Flat Pack
0 to 33 SOT307-2
P80C31UFBB
40 to +85 Plastic Quad Flat Pack
5V
0to33 SOT307 2
P80C31UFBB
5V
OTP P87C51UFBB
1997 Dec 09
141
×
0 to +70 Plastic Dual In line Package
27Vto55V 0to16 SOT129 1
0 to +70, Plastic Leaded Chip Carrier
27Vto55V 0to16 SOT187 2
0 to +70 Plastic Quad Flat Pack
27Vto55V 0to16 SOT307 2
40 to +85 Plastic Dual In line Package
27Vto55V 0to16 SOT129 1
27Vto55V 0to16 SOT187 2
0 to +70, Plastic Leaded Chip Carrier
40 to +85 Plastic Leaded Chip Carrier
104092645.015.png 104092645.001.png
Philips Semiconductors
Preliminary specification
8-bit CMOS (low voltage, low power, and high speed)
microcontroller families
8XC51/80C31
BLOCK DIAGRAM
P0.0–P0.7
P2.0–P2.7
PORT 0
DRIVERS
PORT 2
DRIVERS
V CC
V SS
RAM ADDR
REGISTER
RAM
PORT 0
LATCH
PORT 2
LATCH
ROM/EPROM
8
B
ACC
STACK
POINTER
REGISTER
TMP2
TMP1
PROGRAM
ADDRESS
REGISTER
ALU
BUFFER
PSW
SFRs
TIMERS
PC
INCRE-
MENTER
8
16
PROGRAM
COUNTER
PSEN
ALE/PROG
TIMING
AND
CONTROL
DPTR’S
MULTIPLE
EAV PP
RST
PD
PORT 1
LATCH
PORT 3
LATCH
OSCILLATOR
PORT 1
DRIVERS
PORT 3
DRIVERS
XTAL1
XTAL2
P1.0–P1.7
P3.0–P3.7
SU00845
1997 Dec 09
142
104092645.002.png 104092645.003.png 104092645.004.png 104092645.005.png 104092645.006.png 104092645.007.png
Philips Semiconductors
Preliminary specification
8-bit CMOS (low voltage, low power, and high speed)
microcontroller families
8XC51/80C31
LOGIC SYMBOL
PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS
V CC
V SS
6
1
40
XTAL1
7
39
ADDRESS AND
DATA BUS
LCC
XTAL2
17
29
R ST
EA
PSEN
ALE
18
28
Pin
Function
Pin
Function
Pin
Function
RxD
TxD
INT0
INT1
T0
T1
WR
RD
1
NIC*
16
P3.4/T0
31
P2.7/A 15
2
P1.0
17
P3.5/ T1
32
PSEN
3
P1.1
18
P3.6/ WR
33
ALE/PROG
4
P1.2
19
P3.7/RD
34
NIC *
ADDRESS BUS
5
P1.3
20
XTAL2
35
EA/V PP
6
P1.4
21
XTAL1
36
P0.7/AD7
7
P1.5
22
V SS
37
P0.6/AD6
8
P1.6
23
NIC*
38
P0.5/AD5
SU00812
9
P1.7
24
P2.0/A8
39
P0.4/AD4
10
RST
25
P2.1/A9
40
P0.3/AD3
PIN CONFIGURATIONS
11
P3.0/RxD
26
P2.2/A10
41
P0.2/AD2
12
NIC*
27
P2.3/A11
42
P0.1/AD1
13
P3.1/ TxD
28
P2.4/A12
43
P0.0/AD0
14
P3.2/ INT0
29
P2.5/A13
44
V CC
P1.0
P1.1
40
V CC
1
2
15
P3.3/INT1
30
P2.6/A14
39
P0.0/AD0
* NO INTERNAL CONNECTION
SU00002A
P1.2
3
38
P0.1/AD1
P1.3
P1.4
4
5
37
P0.2/AD2
36
P0.3/AD3
PLASTIC QUAD FLAT PACK
PIN FUNCTIONS
P1.5
6
35
P0.4/AD4
P1.6
7
8
34
P0.5/AD5
44
34
P1.7
33
P0.6/AD6
RST
9
32
P0.7/AD7
1
33
PLASTIC
DUAL
IN-LINE
PACKAGE
RxD/P3.0
TxD/P3.1
10
11
31
EA/V PP
30
ALE/PROG
PQFP
INT0/P3.2
12
13
29
PSEN
11
23
INT1/P3.3
T0/P3.4
28
P2.7/A15
14
27
P2.6/A14
T1/P3.5
15
26
P2.5/A13
12
22
WR/P3.6
RD/P3.7
16
17
25
P2.4/A12
Pin
Function
Pin
Function
Pin
Function
1
P1.5
16
V SS
31
P0.6/AD6
24
P2.3/A11
2
P1.6
17
NIC*
32
P0.5/AD5
3
P1.7
18
P2.0/A8
33
P0.4/AD4
XTAL2
18
23
P2.2/A10
4
RST
19
P2.1/A9
34
P0.3/AD3
XTAL1
19
20
22
P2.1/A9
5
P3.0/RxD
20
P2.2/A10
35
P0.2/AD2
6
NIC*
21
P2.3/A11
36
P0.1/AD1
V SS
21
P2.0/A8
7
P3.1/ TxD
22
P2.4/A12
37
P0.0/AD0
8
P3.2/ INT0
23
P2.5/A13
38
V CC
9
P3.3/INT1
24
P2.6/A14
39
NIC*
SU00809
10
P3.4/T0
25
P2.7/A 15
40
P1.0
11
P3.5/ T1
26
PSEN
41
P1.1
12
P3.6/ WR
27
ALE/PROG
42
P1.2
13
P3.7/RD
28
NIC *
43
P.13
14
XTAL2
29
EA/V PP
44
P1.4
15
XTAL1
30
P0.7/AD7
* NO INTERNAL CONNECTION
SU00003A
1997 Dec 09
143
104092645.008.png 104092645.009.png 104092645.010.png 104092645.011.png
Zgłoś jeśli naruszono regulamin