24C128 24C256.pdf

(230 KB) Pobierz
378137967 UNPDF
Features
• Low Voltage and Standard Voltage Operation
– 5.0 (V CC = 4.5V to 5.5V)
– 2.7 (V CC = 2.7V to 5.5V)
– 1.8 (V CC = 1.8V to 3.6V)
• Internally Organized 16,384 x 8 and 32,768 x 8
• 2-Wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bidirectional Data Transfer Protocol
• 1 MHz (5V), 400 kHz (2.7V) and 100 kHz (1.8V) Compatibility
• Write Protect Pin for Hardware and Software Data Protection
• 64-Byte Page Write Mode (Partial Page Writes Allowed)
• Self-Timed Write Cycle (5 ms typical)
• High Reliability
– Endurance: 100,000 Write Cycles
– Data Retention: 40 Years
– ESD Protection: > 4000V
• Automotive Grade and Extended Temperature Devices Available
• 8-Pin JEDEC PDIP, 8-Pin JEDEC and EIAJ SOIC, 14-Pin TSSOP, and
8-Pin Leadless Array Packages
2-Wire Serial
EEPROMs
128K (16,384 x 8)
256K (32,768 x 8)
Description
The AT24C128/256 provides 131,072/262,144 bits of serial electrically erasable and
programmable read only memory (EEPROM) organized as 16,384/32,768 words of 8
bits each. The device’s cascadable feature allows up to 4 devices to share a common
2-wire bus. The device is optimized for use in many industrial and commercial applica-
tions where low power and low voltage operation are essential. The devices are avail-
able in space-saving 8-pin JEDEC PDIP, 8-pin EIAJ, 8-pin JEDEC SOIC, 14-pin
TSSOP, and 8-pin LAP packages. In addition, the entire family is available in 5.0V
(4.5V to 5.5V), 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 3.6V) versions.
AT24C128
AT24C256
Pin Configurations
8-Pin PDIP
Pin Name
Function
A0
A1
NC
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
A 0 to A 1
Address Inputs
SDA
Serial Data
SCL
Serial Clock Input
WP
Write Protect
NC
No Connect
8-Pin SOIC
14-Pin TSSOP
A0
A1
NC
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
A0
A1
NC
NC
NC
NC
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
WP
NC
NC
NC
SCL
SDA
8-Pin Leadless Array
VCC
WP
SCL
SDA
8
7
6
5
1
2
3
4
A0
A1
NC
GND
Rev. 0670C–08/98
Bottom View
1
378137967.022.png 378137967.023.png
 
378137967.024.png
 
378137967.001.png 378137967.002.png
 
Absolute Maximum Ratings*
Operating Temperature .................................. -55 ° C to +125 ° C
*NOTICE: Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Storage Temperature ..................................... -65 ° C to +150 ° C
Voltage on Any Pin
with Respect to Ground .....................................-1.0V to +7.0V
Maximum Operating Voltage........................................... 6.25V
DC Output Current........................................................ 5.0 mA
Block Diagram
Pin Description
SERIAL CLOCK (SCL): The SCL input is used to positive
edge clock data into each EEPROM device and negative
edge clock data out of each device.
SERIAL DATA (SDA): The SDA pin is bidirectional for
serial data transfer. This pin is open-drain driven and may
be wire-ORed with any number of other open-drain or open
collector devices.
DEVICE/PAGE ADDRESSES (A1, A0): The A1 and A0
pins are device address inputs that are hardwired or left not
connected for hardware compatibility with AT24C32/64.
When the pins are hardwired, as many as four 128K/256K
devices may be addressed on a single bus system (device
addressing is discussed in detail under the Device
Addressing section). When the pins are not hardwired, the
default A 1 and A 0 are zero.
WRITE PROTECT (WP): The write protect input, when tied
to GND, allows normal write operations. When WP is tied
high to V CC , all write operations to the memory are inhib-
ited. If left unconnected, WP is internally pulled down to
GND. Switching WP to V CC prior to a write operation cre-
ates a software write protect function.
Memory Organization
AT24C128/256, 128K/256K SERIAL EEPROM: The
128K/256K is internally organized as 256/512 pages of 64-
bytes each. Random word addressing requires a 14/15-bit
data word address.
2
AT24C128/256
378137967.003.png 378137967.004.png 378137967.005.png 378137967.006.png 378137967.007.png 378137967.008.png 378137967.009.png 378137967.010.png
AT24C128/256
Pin Capacitance (1)
Applicable over recommended operating range from T A = 25
°
C, f = 1.0 MHz, V CC = +1.8V.
Symbol
Test Condition
Max
Units
Conditions
C I/O
Input/Output Capacitance (SDA)
8
pF
V I/O = 0V
C IN
Input Capacitance (A 0 , A 1 , SCL)
6
pF
V IN = 0V
Note: This parameter is characterized and is not 100% tested.
DC Characteristics
Applicable over recommended operating range from: T AI = -40
°
C to +85
°
C, V CC = +1.8V to +5.5V, T AC = 0
°
C to +70
°
C,
V CC = +1.8V to +5.5V (unless otherwise noted).
Symbol Parameter
Test Condition
Min
Typ
Max
Units
V CC1
Supply Voltage
1.8
3.6
V
V CC2
Supply Voltage
2.7
5.5
V
V CC3
Supply Voltage
4.5
5.5
V
I CC1
Supply Current
V CC = 5.0V
READ at 400 kHz
1.0
2.0
mA
I CC2
Supply Current
V CC = 5.0V
WRITE at 400 kHz
2.0
3.0
mA
Standby Current
(1.8V option)
V CC = 1.8V
0.2
m
A
I SB1
V IN = V CC or V SS
V CC = 3.6V
2.0
I SB2
Standby Current
(2.7V option)
V CC = 2.7V
V IN = V CC or V SS
0.5
m
A
V CC = 5.5V
6.0
I SB3
Standby Current
(5.0V option)
V CC = 4.5 - 5.5V
V IN = V CC or V SS
6.0
m A
I LI
Input Leakage Current
V IN = V CC or V SS
0.10
3.0
m
A
I LO
Output Leakage Current
V OUT = V CC or V SS
0.05
3.0
m
A
V IL
Input Low Level (Note:)
-0.6
V CC x 0.3
V
V IH
Input High Level (Note:)
V CC x 0.7
V CC + 0.5
V
V OL2
Output Low Level
V CC = 3.0V
I OL = 2.1 mA
0.4
V
V OL1
Output Low Level
V CC = 1.8V
I OL = 0.15 mA
0.2
V
Note: V IL min and V IH max are reference only and are not tested
3
378137967.011.png 378137967.012.png
AC Characteristics
Applicable over recommended operating range from T A = -40
°
C to +85
°
C, V CC = +1.8V to +5.5V, CL = 100 pF (unless oth-
erwise noted). Test conditions are listed in Note 2.
1.8-volt
2.7-volt
5.0-volt
Symbol
Parameter
in
ax
in
ax
in
ax
Units
f SCL
Clock Frequency, SCL
100
400
1000
kHz
t LOW
Clock Pulse Width Low
4.7
1.3
0.6
m s
t HIGH
Clock Pulse Width High
4.0
1.0
0.4
m s
t AA
Clock Low to Data Out Valid
0.1
4.5
0.05
0.9
0.05
0.55
m s
t BUF
Time the bus must be free before a new
transmission can start (1)
4.7
1.3
0.5
m s
t HD.STA
Start Hold Time
4.0
0.6
0.25
m s
t SU.STA
Start Set-up Time
4.7
0.6
0.25
m s
t HD.DAT
Data In Hold Time
0
0
0
m s
t SU.DAT
Data In Set-up Time
200
100
100
ns
t R
Inputs Rise Time (1)
1.0
0.3
0.3
m s
t F
Inputs Fall Time (1)
300
300
100
ns
t SU.STO
Stop Set-up Time
4.7
0.6
0.25
m s
t DH
Data Out Hold Time
100
50
50
ns
t WR
Write Cycle Time
20
10
10
ms
Endurance (1)
5.0V, 25°C, Page Mode
100K
100K
100K
Write
Cycles
Notes: 1. This parameter is characterized and is not 100% tested.
2. AC measurement conditions:
R L (connects to V CC ): 1.3K W (2.7V, 5V), 10K W (1.8V)
Input pulse voltages: 0.3V CC to 0.7V CC
Input rise and fall times: £ 50ns
Input and output timing reference voltages: 0.5V CC
Device Operation
CLOCK and DATA TRANSITIONS: The SDA pin is nor-
mally pulled high with an external device. Data on the SDA
pin may change only during SCL low time periods (refer to
Data Validity timing diagram). Data changes during SCL
high periods will indicate a start or stop condition as defined
below.
START CONDITION: A high-to-low transition of SDA with
SCL high is a start condition which must precede any other
command (refer to Start and Stop Definition timing dia-
gram).
STOP CONDITION: A low-to-high transition of SDA with
SCL high is a stop condition. After a read sequence, the
stop command will place the EEPROM in a standby power
mode (refer to Start and Stop Definition timing diagram).
ACKNOWLEDGE: All addresses and data words are seri-
ally transmitted to and from the EEPROM in 8-bit words.
The EEPROM sends a zero during the ninth clock cycle to
acknowledge that it has received each word.
STANDBY MODE: The AT24C128/256 features a low
power standby mode which is enabled: a) upon power-up
and b) after the receipt of the STOP bit and the completion
of any internal operations.
MEMORY RESET: After an interruption in protocol, power
loss or system reset, any 2-wire part can be reset by follow-
ing these steps: (a) Clock up to 9 cycles, (b) look for SDA
high in each cycle while SCL is high and then (c) create a
start condition as SDA is high.
4
AT24C128/256
378137967.013.png
AT24C128/256
Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O)
Write Cycle Timing (SCL: Serial Clock, SDA: Serial Data I/O)
SCL
SDA
8th BIT
ACK
WORD n
t WR
(1)
STOP
CONDITION
START
CONDITION
Note: 1. The write cycle time t WR is the time from a valid stop condition of a write sequence to the end of the internal clear/write
cycle.
5
378137967.014.png 378137967.015.png 378137967.016.png 378137967.017.png 378137967.018.png 378137967.019.png 378137967.020.png 378137967.021.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin