e01ch42.PDF

(101 KB) Pobierz
SMALL CIRCUITS COLLECTION
042
LF DAC Driver
A. Grace
Maxim, with various suffixes. It may be obtained from RS
Electronics at a price of about £8. Note that the AD7224 is
not equivalent with the ICM7224, which is a display driver!
The double-buffered interface logic of the DAC consists of
two 8-bit registers — an input register and a DAC register.
Both registers are made trans parent by grounding the three
control lines (CS, WR, LDAC). Under these conditions, the
RESET line functions as a zero override. This is achieved
at power up via the transistor buffered RC circuit of T2, R4
and C4.
The voltage output signal of the DAC is incremented under
the control of the outputs of a 12-bit counter type 4040
whose outputs are incremented in a binary fashion on the
falling edge of the clock pulse applied to pin 10 via K1.
Nine of the counter’s twelve outputs are used in this
design. Q0 to Q7 provide the 8 bit data for the DAC, and Q8
is used to control the slope of the DAC output signal via
XOR gates in IC2 and IC3. With output Q8 at logic 0 (count
less than 256), the outputs of IC2 and IC3 will have the
same output polarity as the output of the counter and the
output voltage of the DAC will increment. When the counter
reaches 256, Q8 will go high, and the outputs of the counter
will be inverted via XOR gates. This gives the effect of the
output voltage of the DAC decrementing, whilst the counter
continues to increment. The counter is also reset at power
up via a second reset circuit comprising of T1, R1 and C2.
The counter has the longer time constant to allow the DAC
This simple circuit was developed as a low-frequency (LF)
signal generator to exercise a temperature control system
used to control a process that can have a very large time
constant (i.e., the time taken for the output to reach equi-
librium after a change of input signal) of tens of minutes to
several hours. The circuit can be used to test a control sys-
tem out on the bench before being re-installed back in the
plant, or used as part of a demonstration rig.
The test circuit outputs a triangular voltage signal on K2
that ramps from zero to +5 V and then back down again to
0V. The time taken for one cycle is dependent upon the
clock signal fed into the circuit at K1. The circuit contains
an 8-bit DAC whose output will cycle from zero to maxi-
mum in 256 steps. With a 1 Hz clock signal at K1, the period
of the signal will take 2 times 256 seconds or approx. 8.5
minutes. If this is too fast, the input to K1 could be pre-
divided by a second counter.
The AD7224 DAC IC4 lies at the heart of the circuit. This is
a voltage output DAC whose output voltage signal ranges
from zero to the reference voltage on pin 3, which in this
case is the +5 V logic supply voltage. If higher accuracy is
needed, then pin 3 should be fed from a suitable voltage
reference (if an elevated output voltage is required, then
have a look at Application Note AN-316 from Analog
Devices which explains how this can be achieved). The
AD7224 is manufactured by Analog Devices as well as
IC5
78L05
R3
D2
C4
IC2 = 4070B
IC3 = 4070B
100n
1N
C3
C5
16
14
14
4148
T2
100n
100n
IC1
IC2
IC3
IC2.A
=1
1
2
8
7
7
R4
3
2N
2222
IC2.D
=1
12
13
11
18
IC2.B
=1
VDD
5
6
4
17
RESET
9
13
0
D0
CTR12
IC2.C
=1
R1
R2
7
12
IC4
D1
1
D1
8
9
6
10
11
2
D2
3
VREF
5
10
IC1
3
D3
11
3
9
IC3.C
=1
CT=0
4
D4
1N4148
2
8
9
8
5
D5
AD7224
10
CT
10
4
7
+
6
D6
C1
T1
13
6
7
D7
2
IC3.B
=1
12
VOUT
4040
100n
8
5
6
16
14
4
LDAC
9
15
2N
WR
15
C2
VDD
K2
K3
10
14
2222
CS
1
IC3.D
=1
11
100n
AGND
VSS
DGND
12
13
11
4
1
5
GND
<
16V
GND
CLK
IC3.A
=1
K1
1
2
3
014003 - 11
80
Elektor Electronics
12/2001
855733627.112.png 855733627.123.png 855733627.133.png 855733627.144.png 855733627.001.png 855733627.012.png 855733627.023.png 855733627.034.png 855733627.045.png 855733627.056.png 855733627.067.png 855733627.069.png 855733627.070.png 855733627.071.png 855733627.072.png 855733627.073.png 855733627.074.png 855733627.075.png 855733627.076.png 855733627.077.png 855733627.078.png 855733627.079.png 855733627.080.png 855733627.081.png 855733627.082.png 855733627.083.png 855733627.084.png 855733627.085.png 855733627.086.png 855733627.087.png 855733627.088.png 855733627.089.png 855733627.090.png 855733627.091.png 855733627.092.png 855733627.093.png 855733627.094.png 855733627.095.png 855733627.096.png 855733627.097.png 855733627.098.png 855733627.099.png 855733627.100.png 855733627.101.png 855733627.102.png 855733627.103.png 855733627.104.png 855733627.105.png 855733627.106.png 855733627.107.png 855733627.108.png 855733627.109.png 855733627.110.png 855733627.111.png 855733627.113.png 855733627.114.png 855733627.115.png 855733627.116.png 855733627.117.png 855733627.118.png 855733627.119.png 855733627.120.png 855733627.121.png 855733627.122.png 855733627.124.png 855733627.125.png 855733627.126.png 855733627.127.png 855733627.128.png 855733627.129.png 855733627.130.png
 
SMALL CIRCUITS COLLECTION
to settle first before the counter is incremented.
The whole circuit is powered via K3. Note that the supply
voltage to the AD7224 must be a minimum of 4 V higher
than the reference voltage, up to a maximum of 16 V. See
the AD7224 data sheet for further details.
(014003-1)
855733627.131.png 855733627.132.png 855733627.134.png 855733627.135.png 855733627.136.png 855733627.137.png 855733627.138.png 855733627.139.png 855733627.140.png 855733627.141.png 855733627.142.png 855733627.143.png 855733627.145.png 855733627.146.png 855733627.147.png 855733627.148.png 855733627.149.png 855733627.150.png 855733627.151.png 855733627.152.png 855733627.153.png 855733627.154.png 855733627.002.png 855733627.003.png 855733627.004.png 855733627.005.png 855733627.006.png 855733627.007.png 855733627.008.png 855733627.009.png 855733627.010.png 855733627.011.png 855733627.013.png 855733627.014.png 855733627.015.png 855733627.016.png 855733627.017.png 855733627.018.png 855733627.019.png 855733627.020.png 855733627.021.png 855733627.022.png 855733627.024.png 855733627.025.png 855733627.026.png 855733627.027.png 855733627.028.png 855733627.029.png 855733627.030.png 855733627.031.png 855733627.032.png 855733627.033.png 855733627.035.png 855733627.036.png 855733627.037.png 855733627.038.png 855733627.039.png 855733627.040.png 855733627.041.png 855733627.042.png 855733627.043.png 855733627.044.png 855733627.046.png 855733627.047.png 855733627.048.png 855733627.049.png 855733627.050.png 855733627.051.png 855733627.052.png 855733627.053.png 855733627.054.png 855733627.055.png 855733627.057.png 855733627.058.png 855733627.059.png 855733627.060.png 855733627.061.png 855733627.062.png 855733627.063.png 855733627.064.png 855733627.065.png 855733627.066.png 855733627.068.png
Zgłoś jeśli naruszono regulamin